Standard Debug Spec Milestone

Below are milestones planned for Standard Debug specification implementation in Vexriscv:

• Phase 1A JTAG DTM + DMI Bus
• Phase 1B Core DM (dmcontrol/dmstatus)
• Phase 1C Debug CSRs
• Phase 1D Triggers